找回密码
 入住天佑斋
载入天数...载入时分秒...
搜索
查看: 511|回复: 0

Design Engineer——美满电子科技公司

[复制链接]
发表于 2015-12-25 13:51:28 | 显示全部楼层 |阅读模式
10K-20K 上海 应届毕业生 硕士及以上 全职
职位诱惑: 顶尖技术
Design Engineer
·        position description
Candidates will beinvolved in the whole ASIC design flow from RTL coding through P&R support,which includes logic design, DFT planning and implementation, logic synthesis,power optimization, static timing analysis and sign-off. Candidates will alsowork closely with analog design teams on IP integration, with P&R engineerson chip floor planning and timing optimization, and with product/test engineerson ATE tests.
·        Job Description
Work closely withfrontend and backend design teams, as well as test engineers.  Participatein logic design for some timing critical blocks in SOHO switch/PHY chips andASICs.  Perform logic synthesis, floor planning, timing analysis and timingsignoff for chip tapeout. Work on DFT designs including MBIST, EDT, OCC, JTAG.Run Mentor and Synopsys tools to create and verify ATPG patterns. Work withtest engineers to build up and debug test programs.
·        Job qualification
· MSEE degree" r7 T) g$ w6 C! x0 ?" G- w
· 0~2 years of hand-on experience in digital design, running EDAtools of simulation,     synthesis, timing analysis and formalverification. ~% R& ]4 o6 U% J; R3 T
· Solid knowledge and background in ASIC development
% b; p, H# t. c+ Y/ a* }/ S( S/ O  Good communication skills
详情请扫描下方二维码:

* ?; J: [4 s0 D$ G# W
回复

使用道具 举报

天佑斋微信小程序

QQ|手机版|小黑屋|西南交通大学 - 天佑斋 ( 蜀ICP备20015072号 )

GMT+8, 2025-1-12 03:52 , Processed in 0.045367 second(s), 19 queries .

Powered by Discuz! X3.5

© 2001-2024 Discuz! Team.

快速回复 返回顶部 返回列表