找回密码
 入住天佑斋
载入天数...载入时分秒...
搜索
查看: 191|回复: 0

Intel-798200(XA INT) Post Silicon Validation

[复制链接]
发表于 2016-4-21 11:56:29 | 显示全部楼层 |阅读模式
Job title : 798200 (XA INT) Post Silicon Validation PCB designer Intern $ W# I; s' r- f9 a+ A5 z, h0 P( }/ S
Location: Xian
8 t# @$ [( s# A# q! k( a8 u- @Position : 1 ! w1 Q/ b7 Q' @0 N9 t: s( [9 D
Contact : fong.ling.loo@intel.com   0 d- _" v: _7 P/ w+ R
Please subject your email as ‘Apply for 798200 (XA INT) Post Silicon Validation PCB designer Intern’ ! g0 B! ]" U- u5 c
1 D2 o& ^: Y9 O' z; V. h
Job Description:
' H6 l6 j  N2 o$ ~+ \5 q6 {-Develop the printed circuit board schematic and layout based on post silicon validation team's feature requirement request  
! i4 p7 k6 @9 \. D% q5 k' s  v2 Q-Handle the BOM and sourcing of components, contacting vendors to confirm the part numbers  3 A) j! H: M3 E! C+ \6 s
-Coordinating PCB production and assembling  
4 Q# [6 f. D; I-Bring up the PCB with post silicon validation team members  
) t; h# K  z$ u-PCB rework and testing  
) i" u0 M$ p8 Q! ?& v' B-For all the described jobs scope, there is internal mentor to monitor on quality and guide on right execution steps.
/ P, K* X  U, _3 a9 D, D
7 e/ S) u, f2 a% S' eJob Qualifications: . `% D2 X0 j: B1 w
-Knowhow of PCB design is required.  
, b$ j. m+ Y+ f9 L+ O# j& ~-Able to read English specifications.  . o' X& o& M# F( N
-Existing PCB design experience is a plus.  
8 }, X' x  O3 B5 L) |* @-Able to read & write English emails.  
/ u. X% L! [0 M1 I3 g, F-Spoken English is a plus.  
% B6 k" Y1 U( P; r1 ?& X* q4 V-Willing to learn the embedded hardware and software in a flexible and open working environment. * t6 [! T0 t% X& q+ d
回复

使用道具 举报

天佑斋微信小程序

QQ|手机版|小黑屋|西南交通大学 - 天佑斋 ( 蜀ICP备20015072号 )

GMT+8, 2025-1-11 12:36 , Processed in 0.044517 second(s), 19 queries .

Powered by Discuz! X3.5

© 2001-2024 Discuz! Team.

快速回复 返回顶部 返回列表