- UID
- 33999
- 斋米
-
- 斋豆
-
- 回帖
- 0
- 积分
- 503
- 在线时间
- 小时
- 注册时间
- 2012-9-21
- 最后登录
- 1970-1-1
|
5 n4 m# R y6 w! p$ Z) U$ a, fJob Title: 【Intel】College Graduate- Process Equipment Engineer/ J% v C c5 ~# O& Q5 C, s
Location: Chengdu
5 m7 e K3 K# @8 L. {3 IContact: saw.yen.yew@intel.com
. T# l- }/ m9 R0 h& b( l/ y/ E* x, I1 ]! A/ g; U8 a' u+ S+ j _! _/ B
In this position, you will be responsible for process control, equipment installation and/or qualification and/or maintenance and NPI introduction on assigned module to make sure successful volume ramping up by hitting all internal and/or virtual factory (VF) goals (safety, quality, yield, AU, cost).
9 `4 L9 Z3 C; Q0 U- r7 o; B5 h+ p3 B' w z0 I1 q! ^% j1 Y1 C! u
Your responsibilities will include but not be limited to:
1 l t' b& @; J* G6 ?- Responsible for continuously improving quality, productivity and reducing cost through technical innovations ) L# m' t2 x( h7 I7 a
- Developing new or modified process formulations, defining processing or handling equipment requirements and specifications, and reviewing processing techniques and methods applied in the manufacture, assembly and evaluation of semiconductors & w. S- I& S/ J
- Conceiving and planning projects involving definition and selection of new concepts and approaches in the processing or development of new or improved processes in assembling, testing, packing and device physics
+ V) Q, Y. X2 U, n. D- Working on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors
1 s9 S# m; @# d3 u8 ]2 |$ |- Exercising judgment in selecting methods, techniques and evaluation criteria for obtaining results
1 d) p5 ?) \5 j3 H' ?- j7 o" y8 N6 B, u- g! ~) @' M
Candidates must possess a Bachelor or a Master of Science degree in Electrical, Mechanical, Mechatronics and/or other related majors. Additional qualifications include:
! W- |, @$ [3 a6 z) w1 C# b- Strong verbal and written communication skills in English 1 W7 B: |1 M5 U
- Familiarity with statistical data analysis techniques ' E& L3 n5 r8 v; k# h, ]( D
- Demonstrated excellent problem solving skills
2 d$ ^3 h0 r+ y$ l, d) B- Ability to travel and/or relocate to another city or country for training
- {- D- C3 t$ J2 C- ~- d- Familiarity with semiconductor process and equipment would be an added advantage
/ w! T4 g" u& N) Y1 v4 O$ D3 Q- Fresh Graduates or applicants who graduated in 2015/2016 are encouraged to apply.
. O* p9 X7 t' a% E1 R, P& g+ E: [4 G& B( B" e" t
Please subject your email as ‘CG Process Equipment Engineer_Chengdu’ when applying to saw.yen.yew@intel.com
; I7 c8 W( a r; s) _; ~9 n# C! K7 @ A, d8 R7 t9 t
. t. {( \/ u& | S
Job Title: 【Intel】College Graduate- Technical Training Engineer
, C: s; h! h# U; e2 ULocation: Chengdu7 m: q: P7 r& Z2 |# R
Contact: saw.yen.yew@intel.com1 ?" R& _9 }2 T6 ~4 u* a
1 K% `" S2 D1 k+ f1 JJob Description: " E3 {% Z) p6 Q* k1 f+ b8 `
The engineer will be in DSDP training group, part of CD TCED department. The main job responsibilities are driving factory equipment competency partnering with Engineering and MFG team, zero out FSE spending by building competent internal equipment instructors and internal tool masters for line sustaining. % ?/ u& r( U& d0 R, E3 s. ? C4 R
Job content will be (but not limited to): 3 C0 L: ~& s% S: l' t, }. Z! I! ^$ s
- Eng/ MTs technical competency assessment and improvement, as well as tech forums/training coordination;
9 E0 C; ~; D- {' C! ]) Y0 Q/ q- L2/3/4 internal instructor qualification & pool management and training skill improvement; $ G- h3 `/ C' m; h: G+ ^
- Driving for tool master build up & qualification;
0 s8 R) H! F2 h7 I# T9 B3 c- Leading overall Engineers technical skill improvement.
# X+ U3 a9 q2 q& ~; K0 [8 D/ `5 z1 O" [
Qualifications:2 `% a/ L% U6 j! v( A9 [% M
- Education & Experience: Bachelor or Master Degree in engineering with 1+ years of related work experience. Experienced within Intel Test Engineering is preferred.3 a" U9 _3 b6 I3 F
- Good knowledge of Intel's TMG business, and able to work with various teams. Strong stakeholder management capability, able to build and negotiate support and commitment from internal and external stakeholders.
3 a' d/ g* K' ]2 e. e- Creative and able to implement an innovative/effective program to help improve MT & Eng technical competency.
+ b* y0 W' r: v: B' e' h$ @- Self-motivated and able to work well under pressure and with all levels of management. ; M5 n8 V: T) Z# }
- Excellent communication, public speaking, and presentation skills.
! ?3 K) |) h1 `0 }: I$ r4 L: V- Good English language skills in both speaking and writing.6 y- l+ d2 U9 o) C b$ k0 v( w
- Fresh Graduates or applicants who graduated in 2015/2016 are encouraged to apply.' C0 ^; k5 G4 ]2 V Q
' l) O. P0 @( b3 I
Please subject your email as ‘CG Technical Training Engineer_Chengdu’ when applying to saw.yen.yew@intel.com( s% y D1 w/ X% G+ a
% {' j* ~/ w* D( D5 s+ V; {2 t. u% b
; C* l( J. d6 i8 V. x' }- A
Job Title: 【Intel】Test Application Engineer$ i1 ^9 G9 o Q, P7 C/ a( N
Location: Chengdu2 I, D' y0 A& h+ o- W \' @+ L- e
Contact: saw.yen.yew@intel.com
2 P' H7 {$ Y7 F, x& g5 A- V J
: E; Y& q/ r& SJob Description:
; J! a) G- n: \5 N/ UYou will be working on the new generation of Intel tester for silicon validation and high volume manufacturing.
- ^. W- B9 w! X' ]) bAs a Test Application Engineer, you will focus on the Test software development/validation. In addition, you will responsible for solving Test Module issues at different levels including architectural level, development level and at a procedural level. You will be given the opportunity to learn about many platform components including BIOS, hardware and others. 6 C( f* w. O: X
4 ~( F1 V$ m3 k2 {& c- m
Responsibilities also include collaborating with other organizations such as Test program development, firmware development, System Validation and other Hardware teams to resolve issues together. In addition, the individual will coordinate with other global organizations. / W# s; X8 G: e. C, O
: u- I% A) @; K; [7 pThis role requires an energetic attitude towards problem solving and interaction with many organizations in different geos, Test engineers to development, validation, and architecture. A strong technical background is required with the ability to lead task forces and initiatives supporting Test software designs to match launch plans and high volume manufacturing requirement. Other requirements for this job include: strong written and verbal communication and being able to work in a team environment.
8 ~ g- l5 q( _% @+ u, A: ~- D6 q) D6 p5 G }0 d$ T
Other Responsibilities may include: participating in new test software development, representing the module technical needs, creating competitive analysis from a technical perspective, developing and presenting technical product training materials. Owns creation and maintenance of data sheets and application notes. Develops solutions to problems utilizing formal education and judgment. . u2 h; T0 w9 Z6 u" y" k; u
* U. p, u4 i; i: ~$ w2 `8 sQualifications:3 W; n# c5 N/ n |: L8 V
Bachelor's or Master's Degree in Computer Science, Computer Engineering or Electrical Engineering
8 ?" f" \& U% Y& G. I- 3+ years of hands-on experience in .NET and Visual Studio & q$ \/ [9 n5 P. J; _$ v/ Y0 r/ }# ?
- 3+ years of hands-on experience in C++, C, C# coding skills
, M$ N( b2 @5 Z0 \$ \$ ^/ B$ J- 1+ years of experience with script languages such as Perl and Python ! _* s4 k3 E% E" H5 B5 ]
- 1+ years of experience with Windows Presentation Foundation (WPF) ! a8 Y% R$ T' @/ a
- 1+ years of experience with Windows Communication Foundation (WCF)
3 {/ z! ?' y* h2 [4 }- Strong leadership, teamwork and communications skills
* ]' f, J8 D6 z- Strong technical problem-solving skills # F# [: j/ \4 q5 a! ~! r
- Direct customer interaction for requirements and issue resolution+ c6 } D. l- w" o8 ^0 E* S n H
9 J7 @7 c( ~; c: a8 c
Please subject your email as ‘Test Application Engineer_Chengdu’ when applying to saw.yen.yew@intel.com
" a% O2 d8 b5 S6 {4 |' n5 `/ E w2 h9 e5 k" s
& X Q; B& p* Q& J8 ?Job Title: 【Intel】College Graduate- Manufacturing System Engineer+ A- T" y# I# O/ |5 D+ @
Location: Chengdu4 f/ t* @8 o( N: r
Contact: saw.yen.yew@intel.com
& j5 ?5 Y( G/ O7 X# ^1 O; B. M$ e8 \; z+ G9 _8 `
Job Description: * ~" N& O2 q) ]3 [' t" L: U( a8 }
Drives programs/projects that will improve manufacturing floor and works to advance CE. Coordinate improvement through the virtual factory (VF). Drive system matching prior to system improvements. Conduct situational analysis to determine vision and roadmap. Ensure manufacturing remain ISO compliant to meet quality objectives. Drive VF station controller roadmap to automate compliance to work instructions. Partner with Engineering System to minimize the cost of effectively controlled processes.
& K% o. L" @8 _9 t+ u1 W) j ? W+ s6 h; M2 N% t
Qualifications:! b. L. K7 l0 M8 L$ Q9 t7 Q/ E
- Candidates must possess Bachelors or Master's Degree in technical / engineering related major
" J4 a5 B3 x, L) F& v5 Y" f- Factory Quality Management / Improvement related experience is a plus
& R1 J* L0 G \* H/ z- New Product Introduction related experience is a plus
3 l; X6 p! s5 F( o# C- Must be able to work independently with minimal instructions $ i) z6 f5 L7 V% H; d
- Have a thorough understanding of factory automation systems ' C% u) b, u6 ?
- Effectively connect with the virtual factory (VF) when it will be applicable
( P' Y$ U. z4 s5 c' v* n* O- Utilize project management skills to lead improvement efforts effectively across all levels and groups
7 _' Q4 S) @1 M) N; x4 ]' ?7 c- Strong technical problem-solving skills, written and verbal communication skills
y1 {, V7 c9 D, a- {! N5 t: O- Ability to work in a team environment across multiple groups 8 ^ W% g" P1 x' F% J o
- Strong project management skills in driving/tracking program milestones, identifying and resolving issues8 s$ B' o2 ~$ v+ T- I& X4 ~: {0 a' J
- Fresh Graduates or applicants who graduated in 2015/2016 are encouraged to apply.
! P' {8 \2 |4 o& E. I/ I+ W% J9 k- Z& @$ A9 Z6 j
Please subject your email as ‘CG Manufacturing System Engineer_Chengdu’ when applying to saw.yen.yew@intel.com% ~) a' x, L$ f5 h" _$ `
; Y: w$ Z7 u: {; A4 r2 D0 ?( f9 ]7 h0 q
Job Title: 【Intel】College Graduate- Industrial Engineer% F( u+ `- x- J2 T- _' ^
Location: Chengdu
0 M8 B- Q+ T$ f t. fContact: saw.yen.yew@intel.com
' u4 i- q1 O' P/ M3 ]2 v; D" T) z) {2 b, K7 \ M
Job Description: - y7 r8 k) s4 T- E! G
Industrial Engineers plan plant, production facilities and equipment layouts, determines the most efficient sequence of operations and workflow, and establishes methods for maximum utilization of production facilities and personnel. Develops metrics to measure equipment and factory capacity and output, and to identify equipment and process flow bottlenecks. May establish or assist in establishing accident prevention measures and may plan and schedule training programs for personnel concerning all phases of production operations. Conducts studies pertaining to cost control, cost reduction, inventory control, and production record systems. On the basis of these studies, develops and implements plans and programs for facility modifications and revisions to operating methods. Responds to customer/client requests or events as they occur. Develops solutions to problems utilizing formal education and judgment.
% {# c" S' O1 s" w, A" d1 `( C) j$ \1 y0 p5 C+ w
Qualifications:
$ ?+ S4 i( b( |7 l) {3 G-Candidates must possess a Bachelor degree in Industrial Engineering, Manufacturing engineering, or Industrial and Systems Engineering, or equivalent. . R: a' v9 I: l( @' S% n+ M2 ^! Y
-Strong ability to multitask with good tolerance of ambiguity. 8 P. D! e4 G/ i O
-Excellent communication skills.
9 u1 Y% T2 N. {' {" j0 u% W9 D z-Good data analysis & data science skills. 7 {8 o! O6 k; C$ C' j$ z( l
-Great teamwork skill.9 k& S3 K: ~+ W$ n# n# x; U+ I1 O
-Fresh Graduates or applicants who graduated in 2015/2016 are encouraged to apply./ O# q" [- _0 C! }3 P' X5 \/ Y2 {
8 X5 a+ M: e) B7 h2 T5 G
Please subject your email as ‘CG Industrial Engineer_Chengdu’ when applying to saw.yen.yew@intel.com+ i. P. V' N* f1 s
* S8 Y, Q: h- v {7 L
" l# z# V8 M7 OJob Title: 【Intel】College Graduate- Design Program Manager
( h9 E6 G- w- vLocation: Chengdu
5 v9 U" E+ @2 FContact: saw.yen.yew@intel.com+ D$ z7 ]5 Y Z, v4 w, V. q- j
2 ~& b! N8 F) YJoin Intel and build a better tomorrow. 9 \* b2 X! o8 z1 \& s( r6 p
Intel is in the midst of an exciting transformation, with a vision to create and extend computing technology to connect and enrich the lives of every person on Earth. So join us and help us create the next generation of technologies that will shape the future for decades to come. 1 ~% i: \2 [+ J2 T2 K
Corporate Services (CS) provides Intel employees the infrastructure and environment to create breakthrough technology that makes amazing experiences possible. Our scope is vast, whether we are providing services that help employees stay productive and satisfied, or transforming how we work by providing ultra-pure water/chemicals to factory process tools, shuttling employees between sites, protecting the environment, keeping employees safe, or building and maintaining offices, labs, and factories. : k7 x- B3 y# P
Our employees create a better tomorrow for all Intel employees around the world. . @2 ^" _( Q' h. \
; e% i& ?( _" E( [) eJob Descriptions
' `, N5 A7 N3 ]/ ^! AAs a Design Program Manager, you will play a significant role in helping to lead the facility programming and design efforts for world-class semiconductor facility and building projects. You will be responsible for managing a team of external architectural/engineer design consultant to deliver programming and design services for the construction of Intel facilities. Some of the key responsibilities of your team include but not limited to: 0 B8 F# Q" h7 |9 f' }2 j! J
- Managing the permitting and agency compliance along with all third party engineering and design needs
; B2 {. Z8 [1 ?) v6 t- Overall design scope write-up to meet the project goals and intend.
L) w! L. j/ t: P" q- Review Architecture Engineering (AE) design to ensure compliance with Intel's Master Design Standards 1 `$ @5 T) e. z# e; p/ A8 ]3 s. e$ f
- Design coordination and technical support during construction
; Y4 r: V" J. }# |$ {- Ensure construction material, facilities systems and components procure meets Intel's Master Construction Specifications 9 p3 M. G6 `1 i, o2 L" f
- Responsible for all design and performance indicator (CSI) for your team (e.g. # of a undesired change order, design cost, Performance Against Schedule, etc.
3 l* h7 n8 C6 s. e, o- Interface with key stakeholders consisting of Finance, Procurement, Manufacturing, technology development, factory equipment owners, etc. to ensure successful delivery of design/ engineering solutions supporting the construction roadmap for the site. % s, k& b+ c+ R3 ]
If you enjoy working with the latest technology in a rewarding, fast-paced environment, a career as a Design Program Manager at Intel may be a good fit for you.
, Z' Q3 X) R& ^* x! l. z; V/ n: |2 E8 {
Requirements4 O# H+ v; Z/ t6 u! C
- Minimum Qualification Skills (Must Have Skills): 3 K4 h) `, M/ T3 a+ W7 y9 q
- Master degree majoring in Engineering Discipline (Electrical or Civil/Structural or equivalent). 5 L5 g- s# ?7 g% C; t& r
- Knowledge in facility or building design for semiconductor/pharmaceutical industry is required. ' D8 e5 G' y5 U9 M4 h
- Fresh Graduates or applicants who graduated in 2015/2016 are encouraged to apply.) k. } r8 L" |" y
3 l/ n$ ~+ H8 y( |
Preferred Skills (Nice to Have Skills): & p2 O0 i E9 l7 @3 e o1 f$ ]
- Excellent communication (listening, spoken, technical writing) & presentation skills in English.
/ t! H7 {- K9 s+ S. C" a3 d- Familiar with engineering methods and construction-related job or internship experience is a plus. ! Y" V1 I1 C5 p+ h/ T
- General problem-solving skills under situational conditions. 5 _" b9 N) _, M5 \7 S4 G
- Knowledgeable in data analysis and interpretations to deliver excellent design/engineering. Performance Innovative to ensure the most efficient/competitive product is delivered... possibility thinker.
0 T$ r6 F# r( B U" z( @
/ J/ T8 p3 `# W. D$ d/ N U+ w5 o; dWhat we offer you ; Y* c6 D) J5 s6 D
We give you opportunities to transform technology and create a better future, by delivering products that touch the lives of every person on earth. - E) X, _ k! G) d) G5 _4 G! F5 D
As a global leader in innovation and new technology, we foster a collaborative, supportive, and boredom-free environment-where the brightest minds in the world come together to achieve exceptional results.
0 |; d1 R7 T; eWe offer a competitive salary and financial benefits such as bonuses, life and disability insurance, opportunities to buy Intel stock at a discounted rate, and Intel stock awards (eligibility at the discretion of Intel Corporation). 2 A2 F' g$ M7 }1 [/ I
We provide benefits that promote a healthy, enjoyable life: excellent medical plans, wellness programs and amenities, flexible work hours, time off, recreational activities, discounts on various products and services, and many more creative perks that make Intel a Great Place to Work!
8 a4 ]' o( N; Z* `% N; _# |We're constantly working on making a more connected and intelligent future, and we need your help. Change tomorrow. Start today.
7 b3 t6 |: I7 B( ~* A8 m6 I
Z% k6 L4 M; X) R3 S6 LPlease subject your email as ‘CG Design Program Manager_Chengdu’ when applying to saw.yen.yew@intel.com
{+ I# y6 k5 I3 k, p; F/ V# ], u& m3 O
. x: w, _; [8 k
Job Title: 【Intel】College Graduate- Manufacturing Technical Supervisor
( a0 J$ K: y8 N U6 GLocation: Chengdu. e! c& i1 N* s
Contact: saw.yen.yew@intel.com
$ r8 O) l6 q3 N
4 E! I a# I/ ^6 B/ d- ~Job Description: T$ T( A* m5 u0 a
Responsible for supervising the activities of product teams or staff in a manufacturing area. Assesses personnel and material levels to determine production schedules. Assigns personnel and monitors the flow of work in process through the manufacturing facility. Higher job levels establish operating policies and procedures, coordination of multiple functions within a manufacturing facility, establishing strategic plans to ensure production schedules are met within established quality and cost objectives. Responsible for overall safety of personnel, company assets, and the surrounding environment. Plans and schedules daily tasks, uses judgement on a variety of problems requiring deviation from standard practices. Inadequacies and erroneous decisions would cause moderate inconvenience and expense.8 _* T2 |6 P+ x: p. t" f% r
( ?# Z, m, j) |6 V
Qualifications:
0 u# o; f- d" o2 a+ V-Candidates should hold a bachelor or above degree of engineering.
4 w3 a- E0 a2 M0 B5 t- z-Good communication skills at both verbal/written English and Mandarin. . y8 {( g1 v& S) D) c4 ^1 b
-Good interpersonal and some stakeholder management skills are demonstrated.
5 y2 x& z2 X! c& _$ s4 W3 p-Good problem-solving skills and pay attention to details. 6 E. R( i+ t! B- ~7 n @
-Experience/internship in working in a high volume factory is preferred.
# S# n; G' h/ d* K) g-Must be willing to work a variety of shifts.
' I& S _9 Z9 o( |& f% g-Fresh Graduates or applicants who graduated in 2015/2016 are encouraged to apply.
( V: e6 V% ?/ ^" c: ^
7 k& N/ p. J5 l) y5 [# EPlease subject your email as ‘CG Manufacturing Technical Supervisor_Chengdu’ when applying to saw.yen.yew@intel.com2 {2 {- W- {$ Y p7 B
( I- |" s4 r3 l8 G
1 ]% w0 z5 @0 j# Q; n+ V7 e: l8 {
Job Title: 【Intel】College Graduate- Quality and Reliability Engineer& F8 j5 _% r8 {3 w! w8 j% j. r
Location: Chengdu
( Z5 W- k7 `" Q$ q8 rContact: saw.yen.yew@intel.com3 Y5 l% A$ T, k( t
* f! l( P3 ^9 S. J6 rJob Description: 5 F3 O, E) n- R% d7 Y d, `
- Manage Assembly and Test area excursions. Define excursion window and contain affected materials. Responsible for risk assessment and materials disposition. Engage in root cause investigation and drive robust CA and PA. 7 |' \, o7 L0 z! [4 v
- Monitor NPI and HVM product health and responsible for sample methodology, response to high DPM issue. 2 U/ T9 p- D+ Z2 ]8 N0 @
- Improve quality performance through excursion prevention, early signal detection and quality system enhancement. # G& C& ~4 ?/ O, D
- Develop, validate and implement Burn-in Test Program to ensure achievement of right burn-in stress to meet corporate quality and reliability goals in both NPI and HVM stage. - Drive PHI improvement including but not limited to Burn-In k-lot, OHS, stress time; Burn-in and PPV sampling, etc.
7 r1 S/ F* r# [+ w" P5 C3 y" o4 v* k; n% e7 y% `, V1 O. X7 H
Qualifications:* v1 a& T2 M% s- K8 Q2 ~( k# W; L
- Bachelor degree in Engineering is a minimum requirement. EE or Mechanical Engineering background with an understanding of Digital/Analog Circuit is preferred. - J" _! g( j) @2 g- E: ?4 g( R
- Knowledge in the areas of process control and characterization, measurement capability analysis, experimental design;
% u3 P& j0 _& G3 q. C. [9 i- Good speaking and writing English;
1 A1 W4 ^& b- {( A6 B S; @$ `- Ability to lead and work in a team environment
" Z5 O& P+ p \- P, m1 S- Fresh Graduates or applicants who graduated in 2015/2016 are encouraged to apply.
. f0 d; ~4 r! L
0 ^8 F6 A1 T6 l& t3 PPlease subject your email as ‘CG Quality and Reliability Engineer_Chengdu’ when applying to saw.yen.yew@intel.com
8 q. B$ Q; }1 P( F! s1 h' ^
1 a; e' T4 n1 R |
|