Conexant 成都公司招聘

zl182005

Chengdu Conexant Regular Full-time positions:

8 t% Z% y& T0 R* D4 G) bSoC ASIC Design/Verification Engineer( Vacancy:1)

9 p8 R! r1 e7 h! t( W. |( S( ^Job Responsibilities:
3 U7 X7 ^, ~9 @$ A9 S1. Integration of ARM processor/DSP co-processor and AMBA bus for SoC;
2. Integration of H264 Codec , DDR, USB and PCIe etc for SoC;
( Y0 F& a9 M/ I, \7 T  d& s3. Design erification of video surveillance and audio & voice processor with integrated CODEC and amplifier
4. Design SoC-level logic including clock, reset, and DFT;
7 ]! c: C* f! J5. Verification of AMBA-based DMA, Memory Subsystem, and all peripheral interfaces at unit level and SoC level
* b+ w9 q( j' C7 V; I8 a6. Work with analog group and physical layout team on analog macro integration and synthesis/timing analysis.

) g) K2 ~6 g, W/ N/ O9 I  i8 MJob Requirements:
1. 5+ years experience on SoC design and integration;
2. Hand-on experience in ASIC flow;
" L8 o  X) q2 g$ g4 B3. Experience of ARM/DSP/AMBA integration and/or verification;
4. Experience of DMA design and/or verification;
. s# C) ]8 t- }0 W5. Experience of H264 Codec & DDR SoC integration and verification
6 ~6 m% E1 o# H: l6 a3 i6 ^6. Experience of video surveillance project design and verification
7. Experience of design erification for audio & voice processor with integrated Codec and amplifiers is a big plus
% H8 h2 B" \& S3 @8. Domain knowledge on Nand Flash Controller, USB, and PCIe is a plus
1 \; v3 ]5 c, ?7 F7 S9. DFT (Memory BIST and scan) design background is a plus

ASIC Verification Engineer( Vacancy:2)

) g$ n5 h6 C" t' x0 M0 XJob Description:
1. Instrumental in the development of infrastructure for the validation of OVM/UVM-based architectures and the verification of ASIC hardware.
2. Additional duties include the development of directed and random hardware verification environments, and the application of those environments to ASIC verification
3. Integration of VIP and functional verification agents in OVM/UVM verification environment to support coverage-driven verification
* h% R, _5 U4 X& r) g2 ^4. Understand and verify the functionality of a given design element within the context of the block, chip and overall system

Job Requirements:
1. Extensive Verilog experience with SOC verification environments.
+ h4 v& G! Z* H5 H* `' A  b- f1 l% i1 H2. Verification experience on digital signal processing for communication system.
3. Experience developing bus functional models, monitors, scoreboards, generators, functional coverage models
, ^3 t6 N: b+ R  m$ ~4. Experience with high level verification languages such as SystemC, SystemVerilog, OVM or VMM, Vera or Specman, and strong C++ programming background
5. Shell scripts and Tcl/Perl expertise, create runsim, lsf, regression management scripts
6. Able to understand Verilog RTL code, debug simulation errors, identify and fix RTL/Environment issues
7. Strong DSP background is highly desirable
8. Experience on SD/HD/SDI video is a plus
5 K. {/ {  k# N$ W7 q, {6 \" L+ a8 {3 ]" s9. H264 Codec design erification experienced is desired
10. Experience of design erification for cable equalizer is preferred
$ m# C  K1 P# f! X7 Z! D
5 m- f% t+ ?; M. Q2 ], x  M3 AInter Algrithom Engineer( Vacancy:2)
Job requirement:
+ Y. L/ y- T, ^) U% a  s9 |1. Majoring in Electrical Engineering, microelectronics or image/graphics processing is preferred
2. Master matlab is preferred
3 _- W/ [" Y4 C+ ?3. Master digital signal process or Opencv
4. Master and math analysis
# I( p8 P8 b8 H3 \
! R9 t2 D, c* }  ~- ~
联系人：卢先生
* l0 l& B6 s% }请投简历至 邮箱：lush123@sina.com
; U7 t- R0 M% N7 j* o

li3891419

<29><12>

罗格朗

支持！加油！