- UID
- 33999
- 斋米
-
- 斋豆
-
- 回帖
- 0
- 积分
- 503
- 在线时间
- 小时
- 注册时间
- 2012-9-21
- 最后登录
- 1970-1-1
|
Job title : 790610 (CD CG) MDO HVE CD PDE9 c) |. ?1 r# a# F0 E( B9 J0 P
Location: Chengdu
8 Q, {* L+ N- Z# k& i" E( [Position : 1
% k0 H/ F8 N$ G2 h) w# }* zContact : fong.ling.loo@intel.com " |$ |# I( ~. P- x
Please subject your email as ‘Apply for 790610 (CD CG) MDO HVE CD PDE’4 W5 {' }( `/ S) f; w; y; b2 h4 O
0 U, }& i' a6 t6 FJob Description:
' k9 y0 g* c! K' F-Responsible for ensuring the testability and manufacturability of integrated circuits from the component feasibility stage through production ramp. ! P& c- O$ P- z3 ]" a/ e. L
-Make significant contributions to design, development and validation of testability circuits.
4 Q! Z7 m7 Q6 d$ V& m-Evaluation, development and debug of complex test methods.
U7 ?2 o4 t" A" D" L-Develops and debugs complex software programs to convert design validation vectors and drive complex test equipment. 3 U) y* y, O5 g
-Creates and tests validation and production test hardware solutions.
3 e/ B4 \- r1 N! ]& B( u-Tests, validates, modifies and re-designs circuits to guarantee component margin to specification.
! g+ M$ I0 S1 c5 P/ ^9 g. u-Analyzes and evaluates component specification versus performance to ensure optimal match of component requirements with production equipment capability with specific emphasis on yield analysis and bin split capability.
! o- S: x/ w% w; ]. _) P3 a+ p% _-Analyzes early customer returns with emphasis on driving test hole closure activities.
+ ^: M- l8 N3 j! _-Creates and applies concepts for optimizing component production relative to both quality and cost constraints.
. ~( D7 E# P- }- ^. O& R-Autonomously plans and schedules own daily tasks, develops solutions to problems utilizing formal education and judgment.0 W' r7 Y; C3 m; M: o
Job Qualifications:
' T) T( Q; W8 Z R& r$ a-Bachelor or Master's degree in Electrical Engineering and Computer Science is preferred. $ b' r! _" h$ R% F a
-Excellent oral and written English competence
- s6 X$ R1 O, g-Knowledge of CPU basic technology, PC platform concept ( }, Y: D6 h' l* Q) Z
-Experience in programming develop, debug, deployment(C/C++/PERL/VB/VBA/C#)
' X3 J- R1 q8 I, ~1 M$ ?! ^7 g-Demonstrated leadership in project or people , Semiconductor manufacture process, assy&test background will be an added advantage.
1 z2 {1 S9 a+ g7 T- [; {
1 s) v- c: c/ A) {3 A' R0 v0 O: g
) A! T6 g9 ?& {' P7 g R8 d; [ |
|