- UID
- 33999
- 斋米
-
- 斋豆
-
- 回帖
- 0
- 积分
- 503
- 在线时间
- 小时
- 注册时间
- 2012-9-21
- 最后登录
- 1970-1-1
|
Job title : 798200 (XA INT) Post Silicon Validation PCB designer Intern
4 y& c$ \* }6 M0 DLocation: Xian " o# N* O2 _3 A% L
Position : 1
% v7 ~# w1 Y8 KContact : fong.ling.loo@intel.com % ?# o' P0 G) i, v. \" k
Please subject your email as ‘Apply for 798200 (XA INT) Post Silicon Validation PCB designer Intern’ 3 H8 O9 w' P* W
* N' z! b7 b- {" G2 g9 L0 D5 vJob Description:
; \! ~- g. I. t* I8 T$ s-Develop the printed circuit board schematic and layout based on post silicon validation team's feature requirement request 8 Q3 Q$ B0 { d: S& e
-Handle the BOM and sourcing of components, contacting vendors to confirm the part numbers / v- [8 @3 n! p, s9 P) s% T
-Coordinating PCB production and assembling
@8 v# @- S* X6 _-Bring up the PCB with post silicon validation team members 4 B6 X6 e' ?5 u# S3 W6 f
-PCB rework and testing
7 N7 e7 l% p3 `$ g3 y-For all the described jobs scope, there is internal mentor to monitor on quality and guide on right execution steps.
) O3 ^ A/ c9 v: U3 Q0 I, \+ e5 G2 q: b- j5 x# s/ ^* T
Job Qualifications: % t% S2 ~$ t8 S9 c" @+ l
-Knowhow of PCB design is required. ! L z8 D# N- I! T6 h
-Able to read English specifications.
. l5 A: O% T/ ~, p-Existing PCB design experience is a plus.
7 I0 j I- _! q-Able to read & write English emails. : l0 W* B/ @' }, p
-Spoken English is a plus. ) S8 S! e+ g% a: G- E# _) b+ @; i
-Willing to learn the embedded hardware and software in a flexible and open working environment.
" P/ Z; p+ H( D7 ]* ?* W5 r |
|